







LVDS TERMINATION
PLACE UNDER FPGA



BROOKHAVEN NATIONAL LABORATORY INSTRUMENTATION DIVISION	
DUNE_ADC_IO_L	
Date: 29/07/2016:16:43	DRAWN BY: Jack Fried









U7

LVDS TERMINATION
PLACE UNDER FPGA



BROOKHAVEN NATIONAL LABORATORY INSTRUMENTATION DIVISION	
DUNE_ADC_IO_R	
Date: 29/07/2016:16:43	DRAWN BY: Jack Fried







BROOKHAVEN NATIONAL LABORATORY INSTRUMENTATION DIVISION	
DUNE_DAC	
Date: 21/09/2016:14:03	DRAWN BY: Jack Fried











UNDER FPGA

BROOKHAVEN NATIONAL LABORATORY
INSTRUMENTATION DIVISION

DUNE_CLK

Date: 08/06/2016:12:22

DRAWN BY: Jack Fried





BROOKHAVEN NATIONAL LABORATORY INSTRUMENTATION DIVISION	
DUNE_SFP	
Date: 17/06/2016:13:38	DRAWN BY: Jack Fried











BROOKHAVEN NATIONAL LABORATORY INSTRUMENTATION DIVISION	
DUNE _MISC_IO	
Date: 07/09/2016:11:37	DRAWN BY: Jack Fried













BROOKHAVEN NATIONAL LABORATORY INSTRUMENTATION DIVISION	
DUNE_FPGA_IO	
Date: 28/06/2016:11:38	DRAWN BY: Jack Fried



BROOKHAVEN NATIONAL LABORATORY
INSTRUMENTATION DIVISION

DUNE_FPGA_CONFIG

Date: 29/07/2016:16:30

DRAWN BY: Jack Fried





BROOKHAVEN NATIONAL LABORATORY INSTRUMENTATION DIVISION	
DUNE_PWR_1	
Date: 08/06/2016:12:43	DRAWN BY: Jack Fried



BROOKHAVEN NATIONAL LABORATORY INSTRUMENTATION DIVISION	
DUNE_PWR_2	
Date: 08/06/2016:12:43	DRAWN BY: Jack Fried











BROOKHAVEN NATIONAL LABORATORY
INSTRUMENTATION DIVISION

DUNE_FPGA_PWR

Date: 14/06/2016:12:39

DRAWN BY: Jack Fried































BROOKHAVEN NATIONAL LABORATORY
INSTRUMENTATION DIVISION

DUNE_FPGA_DECOUPLING

Date: 17/06/2016:13:58

DRAWN BY: Jack Fried